In the Claims:

Claims 8, 11, 13, 14, 17 and 19 are amended herein. Claims 9, 12, 15, 18 and 20-22 are canceled herein. Claims 10 and 16 are not amended herein.

1-7. (canceled)

8. (currently amended) A power saving control method for use on a computer system, comprising the steps of:

checking, when there is no executable user task and therefore a CPU has entered an idle state, if any timer-expiration-waiting event, for which periodically occurring timer interrupts are used to judge timer-expiration, is present in an event queue, which queue that manages event-waiting tasks;

switching the computer system from a normal operation mode to a first power saving mode when there is any timer-expiration-waiting event in the event queue; and queue, said first power saving operation mode allowing periodically occurring timer interrupts to be accepted;

switching the computer system from the normal operation mode to a second power saving operation mode when there is no timer-expiration-waiting event in the event queue, said second power saving operation mode <u>inhibiting the periodically occurring timer interrupts and</u> differing in power saving effect from the first power saving operation mode; and

Appl. No. 09/936,463

Amdt. dated May 9, 2005

Reply to Office action of February 7, 2005

returning the computer system from the first or the second power saving operation mode to the normal operation mode in response to an occurrence of an interrupt.

9. (canceled)

10. (previously presented) A power saving control method for use on a computer system, comprising the steps of:

checking, when there is no executable user task and therefore a CPU has entered an idle state, if any timer-expiration-waiting event is present in an event queue, which manages event-waiting tasks;

switching the computer system to a first power saving operation mode when there is any timer-expiration-waiting event in the event queue, said first power saving operation mode stopping a CPU operation clock while allowing a timer interrupt to be accepted;

switching the computer system to a second power saving operation mode when there is no timer-expiration-waiting event in the event queue, said second power saving operation mode inhibiting the timer interrupt while stopping the CPU operation clock;

saving the time of a hardware timer when entering the second power saving operation mode;

Appl. No. 09/936,463 Amdt. dated May 9, 2005

Reply to Office action of February 7, 2005

returning the computer system from the first or the second power saving operation mode to a normal operation mode in response to an occurrence of an interrupt; and

detecting the time of the hardware timer when the computer system returns from the second power saving operation mode to the normal operation mode, calculating an elapsed time from the saved time, and correcting a timer value of a software timer based on the elapsed time.

11. (currently amended) A computer system comprising a CPU having a real-time operating system, wherein

said real-time operating system comprises:

an execution queue that manages a queue of execution waiting tasks;

an event queue that manages event waiting tasks; and

a power saving transition check module that checks if there is any timer-expiration-waiting event, for which periodically occurring timer interrupts are used to judge timer-expiration, in the event queue when there is no executable user task in the execution queue and therefore a CPU has entered an idle state and, depending upon whether or not there is any timer-expiration-waiting event in the event queue, switches the computer system from a normal operation mode to a first power saving operation mode or to a second power saving operation mode that has a power saving effect different from that of the first power saving

operation mode, said first power saving operation mode allowing periodically occurring timer interrupts to be accepted, and said second power saving cooperation mode inhibiting the periodically occurring timer interrupts, and that returns the computer system from the first or the second power saving operation mode to a normal operation mode in response to an occurrence of an interrupt.

- 12. (canceled)
- 13. (currently amended) The computer system according to claim 12, A computer system comprising a CPU having a real-time operating system, wherein said real-time operating system comprises:

an execution queue that manages a queue of execution waiting tasks;

an event queue that manages event waiting tasks; and
a power saving transition check module that checks if there
is any timer-expiration-waiting event in the event queue when
there is no executable user task in the execution queue and
therefore a CPU has entered an idle state and, depending upon
whether or not there is any timer-expiration-waiting event in the
event queue, switches the computer system from a normal operation
mode to a first power saving operation mode or to a second power
saving operation mode that has a power saving effect different
from that of the first power saving operation mode, and

Appl. No. 09/936,463 Amdt. dated May 9, 2005

Reply to Office action of February 7, 2005

a power saving mode release module that returns the computer system from the first or the second power saving operation mode to the normal operation mode according to a predetermined return condition,

wherein, when there is no executable user task and therefore the CPU has entered the idle state, said power saving transition check module switches the computer system to the first power saving operation mode when there is any timer-expiration-waiting event in the event queue, said first power saving operation mode stopping a CPU operation clock while allowing a timer interrupt to be accepted, switches the computer system to the second power saving operation mode when there is no timer-expiration-waiting event in the event queue, said second power saving operation mode inhibiting the timer interrupt while stopping the CPU operation clock and, at the same time saves the time of a hardware timer, and wherein said power saving mode release module returns the computer system from the first or the second power saving operation mode to the normal operation mode in response to an occurrence of an interrupt, detects the time of the hardware timer, calculates an elapsed time from the saved time, and corrects a timer value of a software timer based on the elapsed time.

14. (currently amended) A recording medium storing therein a computer program which is readable by a computer system, said computer program executing the steps of:

checking, when there is no executable user task and therefore a CPU has entered an idle state, if any timer-expiration-waiting event, for which periodically occurring timer interrupts are used to judge time-expiration, is present in an event queue, which queue that manages event-waiting tasks;

switching from a normal operation mode to a first power saving mode when there is any timer-expiration-waiting event in the event queue; and queue, said first power saving operation mode allowing periodically occurring timer interrupts to be accepted;

switching from the normal operation mode to a second power saving operation mode when there is no timer-expiration-waiting event in the event queue, said second power saving operation mode inhibiting the periodically occurring timer interrupts and differing in power saving effect from the first power saving operation mode; and

returning the computer system from the first or the second power saving operation mode to the normal operation mode in response to an occurrence of an interrupt.

15. (canceled)

Appl. No. 09/936,463 Amdt. dated May 9, 2005

Reply to Office action of February 7, 2005

16. (previously presented) A recording medium storing therein a computer readable program executing the steps of:

checking, when there is no executable user task and therefore a CPU has entered an idle state, if any timer-expiration-waiting event is present in an event queue, which manages event-waiting tasks;

switching the computer system to a first power saving operation mode when there is any timer-expiration-waiting event in the event queue , said first power saving operation mode stopping a CPU operation clock while allowing a timer interrupt to be accepted;

switching the computer system to a second power saving operation mode when there is no timer-expiration-waiting event in the event queue, said second power saving operation mode inhibiting the timer interrupt while stopping the CPU operation clock;

saving the time of a hardware timer when entering the second power saving operation mode;

returning a computer system from the first or the second power saving operation mode to a normal operation mode in response to an occurrence of an interrupt; and

detecting the time of the hardware timer, when the computer system returns from the second power saving operation mode to the normal operation mode, calculate an elapsed time from the saved

time, and correct a timer value of a software timer based on the elapsed time.

17. (currently amended) A microprocessor having a function of a real-time operating system, wherein

said real-time operating system comprises:

an execution queue that manages a queue of execution waiting tasks;

an event queue that manages event waiting tasks; and a power saving transition check module that checks, when there is no executable user task in the execution queue and therefore a CPU has entered an idle state, if there is any timerexpiration-waiting event, for which periodically occurring timer interrupts are used to judge time-expiration, in the event queue and, depending upon whether or not there is any timer-expirationwaiting event in the event queue, switches the microprocessor from a normal operation mode to a first power saving operation mode or to a second power saving operation mode that has a power saving effect different from that of the first power saving operation mode, said first power saving operation mode allowing periodically occurring timer interrupts to be accepted, and said second power saving operation mode inhibiting the periodically occurring timer interrupts while stopping the CPU operation clock, and that returns the computer system from the first or the Appl. No. 09/936,463

Amdt. dated May 9, 2005

Reply to Office action of February 7, 2005

second power saving operation mode to a normal operation mode in response to an occurrence of an interrupt.

- 18. (canceled)
- 19. (currently amended) A microprocessor according to claim 18, having a function of a real-time operating system, wherein said real-time operating system comprises:

an execution queue that manages a queue of execution waiting tasks;

an event queue that manages event waiting tasks;

a power saving transition check module that checks, when there is no executable user task in the execution queue and therefore a CPU has entered an idle state, if there is any timer-expiration-waiting event in the event queue and, depending upon whether or not there is any timer-expiration-waiting event in the event queue, switches the microprocessor from a normal operation mode to a first power saving operation mode or to a second power saving operation mode that has a power saving effect different from that of the first power saving operation mode; and

a power saving mode release module that returns the computer system from the first or the second power saving operation mode to the normal operation mode according to a predetermined return condition;

wherein when there is no executable user task and therefore the CPU has entered the idle state, said power saving transition

Appl. No. 09/936,463

Amdt. dated May 9, 2005

Reply to Office action of February 7, 2005

check module switches the computer system to the first power saving operation mode when there is any timer-expiration-waiting event in the event queue , said first power saving operation mode stopping a CPU operation clock while allowing a timer interrupt to be accepted, switches the computer system to the second power saving operation mode when there is no timer-expiration-waiting event in the event queue, said second power saving operation mode inhibiting the timer interrupt while stopping the CPU operation clock and, at the same time saves the time of a hardware timer, and wherein said power saving mode release module returns the computer system from the first or the second power saving operation mode to the normal operation mode in response to an occurrence of an interrupt, detects the time of the hardware timer, calculates an elapsed time from the saved time, and corrects a timer value of a software timer based on the elapsed time.

- 20. (canceled)
- 21. (canceled)
- 22. (canceled)